DOI:10.20894/IJBI. Periodicity: Bi Annual. Impact Factor: SJIF:5.065 Submission:Any Time Publisher: IIR Groups Language: English Review Process: Double Blinded
Z.J Kovacic, "A Distributed, Reconfigurable, and Reusable BIST Infrastructure for 3D-Stacked ICs", IEEE International Test Conference ,2010 View Artical
Mukesh Agrawal and Krishnendu Chakrabarty, "A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip In ,Vol.89 ,Issue 5 View Artical
K. Banerjee et al, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation", IEEE Trans. Computers ,Vol.58 ,Issue 1 ,2001 View Artical
B. Feero and P. Pande, "Exploring Potential Benefits of 3D FPGA Integration, in Proc. Field Programmable Logic and Applicati ,2007 View Artical
C. Ababei, P. Maidee, and K. Bazargan, "A Structured Test Re-use Methodology for Core-Based System Chips ,2004 View Artical
P. Varma and S. Bhatia, "A Structured and Scalable Test Access Architecture for TSV-Based 3D Stacked ICs ,1998 View Artical
E. Marinissen, J. Verbree, and M. Konijnenburg, "A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper ,Vol.28 ,Issue 1 ,2010 View Artical
E. J. Marinissen, C.-C. Chi, M. Konijnenburg, and J. Verbree, "Macro Test in Silicon Compiler Design", IEEE Design & Test of Computers ,Vol.7 ,Issue 2 ,2012 View Artical
