DOI:10.20894/IJBI.
Periodicity: Bi Annual.
Impact Factor:
SJIF:5.065
Submission:Any Time
Publisher: IIR Groups
Language: English
Review Process:
Double Blinded

News and Updates

Author can submit their paper through online submission. Click here

Paper Submission -> Blind Peer Review Process -> Acceptance -> Publication.

On an average time is 3 to 5 days from submission to first decision of manuscripts.

Double blind review and Plagiarism report ensure the originality

IJBI provides online manuscript tracking system.

Every issue of Journal of IJBI is available online from volume 1 issue 1 to the latest published issue with month and year.

Paper Submission:
Any Time
Review process:
One to Two week
Journal Publication:
June / December

IJCOA special issue invites the papers from the NATIONAL CONFERENCE, INTERNATIONAL CONFERENCE, SEMINAR conducted by colleges, university, etc. The Group of paper will accept with some concession and will publish in IJBI website. For complete procedure, contact us at admin@iirgroups.org

Paper Template
Copyright Form
Subscription Form
web counter
web counter
Published in:   Vol. 6 Issue 2 Date of Publication:   December 2017

An Efficient Ic On chip Test Framework To Embed Tsv Testing In Memory Bist Using Dynamic Technique

G.Vithya,P. Krishnakumar

Page(s):   43-47 ISSN:   2278-2397
DOI:   10.20894/IJBI.105.006.002.004 Publisher:   Integrated Intelligent Research (IIR)

An end-to-end design of a built-in self-test (BIST) infrastructure for 3D-stacked ICs that facilitate the use of BIST at multiple stages of 3D integration. The proposed BIST design is distributed, reusable, and reconfigurable, hence it is attractive for both pre-bond and post-bond testing. We also provide support for translating a static BIST schedule into a set of BIST control instructions. The BIST design is validated using detailed simulations of the various operating modes. It results on synthetic stacks assess the impact of inserting BIST in these designs in terms of area, timing, and power overhead. Results show that the overhead due to BIST is negligible. It also formulate a test-scheduling problem that aims at minimizing test time under BIST-resource and power constraints, and use two algorithms based on bin packing for solving the problem.